## WHAT IS CLAIMED IS:

1. A power switch having source, drain and gate terminals, the power switch comprising:

a first field-effect transistor (FET) having a first drain coupled to the drain terminal, a first source coupled to the source terminal, and a first gate;

a second FET having a second drain coupled to the drain terminal, a second source coupled to the source terminal, and a second gate, the second FET having a gate length  $(L_G)$  that is greater than or less than an  $L_G$  of the first FET and having a length of a drain  $(L_D)$  that is greater than or less than an  $L_D$  of the first FET; and

a control circuit coupled to the gate terminal, the first gate, and the second gate.

- 2. The power switch of claim 1, wherein the control circuit is configured to turn on the second FET before turning on the first FET.
- 3. The power switch of claim 1, wherein the control circuit is coupled to the drain terminal.
- 4. The power switch of claim 3, wherein the control circuit is configured to impose a fixed delay between turning on the first and second FETs.
- 5. The power switch of claim 4, wherein the control circuit is configured to delay turning on the first FET until the voltage between the drain and source terminals falls below a predetermined voltage.
- 6. The power switch of claim 1, wherein the control circuit is configured to turn off the second FET after turning off the first FET.
- 7. The power switch of claim 6, wherein the control circuit is configured to impose a fixed delay between turning off the first and second FETs.

- 8. The power switch of claim 1, wherein the first FET is designed for electrical performance superior to that of the second FET.
- 9. The power switch of claim 8, wherein the first FET is an n-type CMOS FET.
- 10. The power switch of claim 8, wherein the first FET is an LDMOS transistor.
- 11. The power switch of claim 1, wherein the second FET is designed for reliability performance superior to that of the first FET.
- 12. The power switch of claim 1, wherein the first and second FETs are implemented as a single monolithic device.
- 13. The power switch of claim 1, wherein the first and second FETs and the control circuit are implemented as a single monolithic device.
- 14. The power switch of claim 1, wherein the second FET has an  $L_G$  greater than an  $L_G$  of the first FET and an  $L_D$  greater than an  $L_D$  of the first FET.
- 15. The power switch of claim 1, further comprising:
  a current sensing circuit configured to disable the first FET when the load current at the drain terminal is below a predetermined threshold current.
- 16. The power switch of claim 15, wherein the current sensing circuit is configured to switch the second FET when the first FET is disabled.
- 17. The power switch of claim 1, wherein the first FET has an area less than the area of the second FET.

Attorney Docket No.: 09464-029001

18. The power switch of claim 1, wherein the second FET has an  $L_G$  smaller than an  $L_G$  of the first FET and an  $L_D$  smaller than an  $L_D$  of the first FET.

- 19. The power switch of claim 1, wherein  $L_D$  is a measurement that represents spacing between an N+ drain implant and a gate of a given FET.
- 20. The power switch of claim 1, wherein the second FET is more resilient to hot-carrier degradation than the first FET.
- 21. The power switch of claim 1, wherein the second FET has a wider safe operating area (SOA) than the first FET.
- 22. The power switch of claim 1, wherein the second FET has a higher avalanche energy rating than the first FET.
- 23. A method of operating a power switch having a source terminal and a drain terminal, comprising:

turning on a first field-effect transistor (FET) that has a first drain coupled to the drain terminal, a first source coupled to the source terminal, and a first gate;

turning on a second FET while the first FET is on, the second FET having a second drain coupled to the drain terminal, a second source coupled to the source terminal, and a second gate, the second FET having a gate length ( $L_G$ ) that is greater than or less than an  $L_G$  of the first FET and having a length of a drain ( $L_D$ ) that is greater than or less than an  $L_D$  of the first FET;

turning off the second FET while the first FET is on; and turning off the first FET.

24. The method of claim 23, wherein the turning on and off the second FET and first FET includes directing signals from a control circuit to the first and second gates.

Attorney Docket No.: 09464-029001

25. The method of claim 24, further comprising receiving a signal in the control circuit from the drain terminal.

- 26. The method of claim 23, further comprising delaying turning on the second FET for a predetermined period of time after turning on the first FET.
- 27. The method of claim 23, further comprising determining a voltage between the drain and source terminals.
- 28. The method of claim 27, further comprising delaying turning on the second FET until the voltage between the drain and source terminals falls below a predetermined voltage.
- 29. The method of claim 23, further comprising delaying turning off the first FET for a predetermined period of time after turning off the second FET.
- 30. The method of claim 23, further comprising determining a load current at the drain terminal.
- 31. The method of claim 30, further comprising disabling the second FET when the load current at the drain terminal is below a predetermined threshold current.
- 32. The method of claim 31, further comprising switching the first FET when the second FET is disabled.
- 33. The method of claim 23, wherein the second FET is designed for electrical performance superior to that of the first FET.
- 34. The method of claim 23, wherein the helper FET is designed for reliability performance superior to that of the main FET.

- 35. The method of claim 23, wherein the first FET and the second FET are implemented as a single monolithic device.
- 36. The method of claim 23, wherein the first FET has an area less than the area of the second FET.
- 37. The method of claim 23, wherein  $L_D$  is a measurement that represents spacing between an N+ drain implant and a gate of a given FET.
- 38. The method of claim 23, wherein the second FET is an n-type CMOS FET.
- 39. The method of claim 23, wherein the second FET is an LDMOS transistor.